

UNIVERSITI TEKNOLOGI MARA

**CHARACTERIZATION OF DEFECTS
GENERATED BY COPPER
ELECTROCHEMICAL PLATING PROCESS ON
SILICON WAFERS**

YASMIN BINTI ABDUL WAHAB

**Thesis submitted in fulfillment of the requirements for the degree of
Master of Science**

Faculty of Electrical Engineering

June 2008

Candidate's Declaration

I declare that the work in this thesis was carried out in accordance with the regulations of Universiti Teknologi MARA. It is original and is the result of my own work, unless otherwise indicated or acknowledged as referenced work. This thesis has not been submitted to any other academic institution or non-academic institution for any other degree or qualification.

In the event that my thesis be found to violate the conditions mentioned above, I voluntarily waive the right of conferment of my degree and be subjected to the disciplinary rules and regulations of Universiti Teknologi MARA.

Candidate's Name: YASMIN BINTI ABDUL WAHAB

Candidate's Signature:



Date: 4th July 2008

ABSTRACT

With the rapid adoption of dual-damascene copper (CuDD) processing as semiconductor device features shrink into deep-submicron process, the copper electrochemical plating (ECP) is emerging as one choice for Cu metallization in multilevel interconnects. Copper processing has brought about an increased need to understand and predict desirable properties of the physical vapor deposition barrier and seed deposition, electroplating, chemical-mechanical polishing (CMP) as well as any thermal treatments that required stabilizing and annealing copper. Instead, defectivity is gaining momentum in Cu integration due to new Cu interconnects schemes and increasingly stringent process control requirements post some serious challenges in modern microelectronics devices. As a result, defectivity has driven a significant rise in process failure rates and has had a strong impact on the back-end-of-line (BEOL) processes.

This project investigated the characterization of defects generated by copper electroplating process on He In-Situ and furnace annealed electro-plated copper films on p-type bare silicon wafers. A post ECP He In-Situ anneal processing was carried out over a 60 °C to 180 °C temperature range, with anneal duration times ranging from 6 seconds to 2 hours and the wafers began to be ramped at over 100 °C with less than a minute soak time. For the furnace anneal, the wafers were loaded for almost an hour with less than 200 °C soak temperature. Specifically, impacts originated from the defects such as influences on yield lost are being investigated.

This study improved a novel procedure of defect measurement, defect source analysis and static code analysis that was employed to identify the different types of defects generated progressively by post copper barrier seed, electrochemical plating, anneals and chemical mechanical planarization. To characterize the modes of action of defects in such processes, we employed constructive and analytical methods to analyze the interaction between defects from incoming and electroplating process and analyzing with scanning electron microscope (SEM) and covers process parameters perspective. Based on the design of experiments data, a new defect characterization scheme that takes defect generation mechanism and potential source into account has been proposed. The proposed scheme improves to differentiate between plating and CMP induced defects and flaws that were generally categorized as missing copper could have resulted from corrosion or scratches during polishing process from incomplete filling of fine features after plating. The study indicates the potential of right inspection and analysis approach of defects characterization can improve entire process modules and indirectly make CuDD technology production-worthy.

TABLE OF CONTENTS

CONTENTS	PAGE
ABSTRACT	ii
ACKNOWLEDGMENTS	iii
TABLE OF CONTENTS	iv
LIST OF TABLES	viii
LIST OF FIGURES	ix
LIST OF ABBREVIATIONS AND SYMBOLS	xvi
CHAPTER 1: INTRODUCTION	1
1.1 Copper Electro Plating in Semiconductor Fabrication	1
1.2 Dual Damascene Process	3
1.2.1 Introduction to Dual-Damascene Interconnect Processes	3
1.2.2 Adoption of Dual-Damascene Structure	4
1.2.3 Trench-first Dual-Damascene	4
1.2.4 Via-first Dual-Damascene	6
1.2.5 Integration Challenges	8
1.3 Defectivity in copper electrochemical plating	9
1.3.1 Annealing	10
1.3.2 Chemical Mechanical Planarization (CMP)	11
1.4 Problem Statement	11
1.5 Aims and Objectives of the Research	14
1.6 Scope and Limitation of the Study	15
1.7 Significant Contribution to New Knowledge	15
1.8 Thesis Overview	16

CHAPTER 1

INTRODUCTION

1.1 Copper Electro Plating in Semiconductor Fabrication

Multilevel copper interconnection has been extensively used in the era of ultra large-scale integrated (ULSI) circuits, and copper electroplating is widely accepted today as a preferred method of depositing copper due to its superfilling capability. Owing to its lower bulk electrical resistivity ($1.7 \mu\Omega \text{ cm}$) and higher electromigration resistance, Cu has begun to replace Al as the choice of interconnecting material [1]. Nonetheless, Cu is a fast-migrating impurity in silicon-based devices, and its inherent chemical reactivity renders it susceptible to corrosion and oxidation. Hence, the key to integrating Cu interconnecting technology is suitable encapsulant that acts both as an effective barrier to Cu diffusion and an adhesion promoter to the adjoining dielectric and metal films while maintaining the overall metal interconnection performance.

Copper (Cu) electroplating using special chemistries and processes to fill the fine submicrometer trenches and vias of damascene architectures without voiding is a key process in the fabrication of Cu interconnects. Electroplating is being used in an ever-increasing number and in new types of applications of engineering. The ability to predesign the properties of surfaces by deposition of thin multilayers via electroplating represents yet another new avenue to produce new materials and this directly brings advantages to semiconductor fabrication.

More specifically, “Electrochemical Plating” refers to the structures that need to be filled are trenches that compose vias. Trenches are typically micron sized and have